



**Agilent Technologies**

# **W-CDMA System Design Simulation and Verification**

*“Using EDA Connectivity to Test Equipment”*

**April 30, 2002**

*presented by:*

**Marta Iglesias**

**Greg Jue**

# Agenda



- **Some of Today's Design Challenges**
- **Overview of Agilent Technologies Advanced Design System (ADS) and ADS Connected Solutions**
- **Connected Signal Source Case Study**
- **Connected Signal Source and Signal Analysis Case Study**
- **Summary**



## How familiar are you with W-CDMA?


- a) I am very familiar with W-CDMA**
- b) I know the basics of W-CDMA**
- c) I am not familiar at all with W-CDMA**



# Design and Verification Challenge:

## How Does One Design and Verify to Today's Complex Wireless Formats?

CDMA2000 ?



How do I study today's complex wireless specifications  
AND  
Partition system requirements  
AND  
Verify that my design works as parts return from fabrication?

### To Do List:

- Study the Wireless Specifications
- Derive Design Requirements from the Specifications
- Verify the RF & System Performance *As Soon As Possible*

3GPP W-CDMA ?

802.11a ?

Bluetooth ?

GSM ?




# Verification Testing Challenge:

**How Does One Begin Testing as Hardware Returns from Fabrication???**

**Create my own custom test signals, modeling impairments in simulation?**

**Evaluate re-using existing hardware with a new design modeled in simulation?**

**Verify hardware as it returns from fabrication before the entire system is built?**



# Agenda



- **Some of Today's Design Challenges**
- **Overview of Agilent Technologies Advanced Design System (ADS) and ADS Connected Solutions**
- **Connected Signal Source Case Study**
- **Connected Signal Source and Signal Analysis Case Study**
- **Summary**




## How familiar are you with Agilent's Advanced Design System (ADS) and 3G test equipment?

- a) Yes, I am familiar with both Agilent's ADS and 3G test equipment
- b) I am only familiar with ADS
- c) I am only familiar with Agilent's 3G test equipment
- d) I am not familiar with either




# ADS Top-Down Design Methodology and Bottom-Up Verification:


## System Level




### RF/Analog Subsystem



### Baseband Floating or Fixed Point



### Transistor-level



### HDL

```

wire [6:0] M1_B_1_Result; // hpeesof_id : M1.B_1
wire [9:0] M1_B_2_Result; // hpeesof_id : M1.B_2

hp_CONST_S C5 (.Result(C5_Result));
defparam C5.Width = 3;
defparam C5.ConstValue = 24576;


hp_ADD_SATTRUNC_S A5
(.A(R4_R1_Q), .B(M3_Result), .Result(A5_Result));
  
```






# Bridging the Gap Between Design & Test

ADS connected solutions can help bridge the gap between the design & hardware test space




# Connected Signal Source

## Creating a Custom Test Signal from Simulation



Send Simulated Signal to ESG

### Modeled Design in ADS



Potential applications and benefits include:

- **System Designer**- Create custom test signals with simulation impairments
- **Component Designer**- Use realistic signals for testing
- **Add Impairments**- To evaluate “performance limits”
- **Include Design Distortions**- Model RF circuit / baseband designs in simulation




ADS Design SW




# Connected Signal Analysis

## Analyzing Your Design in Simulation Using Measured Signals



Used Measured Signal as Simulation Stimulus

### Modeled Design in ADS



89600 VSA  
SW in ADS

Potential applications and benefits include:

- **Record Signal on Test Bench**- source the signal into simulation; simulate for verification
- **Model Missing Hardware in Simulation**
- **Reuse Components**- Evaluate off-the-shelf components or existing hardware; simulate impact on system performance




ADS Design SW



# Connected Test Bench

## Connected Simulation & Test Solutions




# Agenda

- **Some of Today's Design Challenges**
- **Overview of Agilent Technologies Advanced Design System (ADS) and ADS Connected Solutions**
- **Connected Signal Source Case Study**
- **Connected Signal Source and Signal Analysis Case Study**
- **Summary**




# W-CDMA Uplink - RMC 12.2 kbps

20 ms Frames




10 ms Frames



**Transport Channel**

40 ms Frames





**Physical Channel**





# Connected Signal Source Reference Test Setup




# Connected Signal Source Ref. Test Results

## ADS-Defined Signal Being Demodulated by Agilent E4440 PSA

Agilent 14:32:10 Dec 18, 2001 W-CDMA		Measure
MS Ch Freq 1.95000 GHz	Mod Accuracy 3GPP	Channel Power
Averages: 9 <b>PASS</b>		ACPR (ACLR)
<b>Rho: 0.99992</b>		Intermod
<b>EVM: 0.90 % rms</b> 2.67 % pk		Multi Carrier Power
<b>Pk CDE:</b> -47.64 dB at C2(3):I		Spectrum Emission Mask
Pk Active CDE: -58.86 dB at C6(16):Q		Occupied BW
Magnitude Error: 0.69 % rms		More
Phase Error: 0.33 ° rms		1 of 2
Freq Error: 0.07 Hz		
I/Q Origin Offset: -52.44 dB		
Time Offset: 5882.01 chip		

I/Q Measured Polar Vector




Active Channels: 2




# Case Study- Step 1:

## Insert Preliminary Top-Level Design into W-CDMA ACLR Pre-Configured Template




Preliminary 3GPP W-CDMA System Design with Behavioral Elements




LO's can have phase noise values vs. frequency offset

Amplifiers have preliminary TOI points and 1 dB compression points

ADS 3GPP W-CDMA Signal Source




ADS ACLR Measurement





# Case Study- Step 2:

## Perform System-Level Design Tradeoffs; Partition Circuit Design Requirements



### Preliminary 3GPP W-CDMA System Design with Behavioral Elements



ACLR_U10	ACLR_U5
69.400944	34.920973

Var Eqn

VAR3  
 Driver\_Amp\_T01=27  
 Power\_Amp\_P1dB=28  
 Mixer\_T01=16

**Final Circuit Design Requirements**



# Case Study- Step 3:

## Design/Re-Use Circuit; Insert Circuit Design into Top Level System Design for Verification

Modify Template for 3G Specification


Evaluate System Against 3G Spec. ; Partition Requirements

Design Circuit ; Verify System Performance

Design Baseband ; Verify System Performance with RF

Begin Early Verification Testing with Connected Signal Source Solutions

3GPP W-CDMA System Design Verification with Transistor-Level Circuit Design



ACLR_U10	ACLR_U5
69.591461	34.792151

The system design still meets the 3GPP W-CDMA specifications with the detailed circuit design

# Case Study- Step 4:

## Design Baseband; Insert FIR Design into Top Level System Design for Verification

Modify Template for 3G Specification


Evaluate System Against 3G Spec. ; Partition Requirements

Design Circuit ; Verify System Performance

Design Baseband ; Verify System Performance with RF

Begin Early Verification Testing with Connected Signal Source Solutions

Final 3GPP W-CDMA System Design with Transistor-Level Circuit Design and Fixed Point FIR Design



The system does not meet specifications of 33 dB @ 5 MHz offset and 43 dB @ 10 MHz offset with baseband and RF designs simulated together...

ACLR_U10	ACLR_U5
37.656388	31.952861



# Case Study- Step 5:

## Tune/Modify RF and Baseband Designs Together to Meet Specifications

Modify Template for 3G Specification


Evaluate System Against 3G Spec. ; Partition Requirements

Design Circuit ; Verify System Performance

Design Baseband ; Verify System Performance with RF

Begin Early Verification Testing with Connected Signal Source Solutions

### Final 3GPP W-CDMA System Design with Transistor-Level Circuit Design and Fixed Point FIR Design



**The system now meets the 3GPP W-CDMA specification with the baseband design co-simulated with the RF design ...potentially saving costly design turns !**

ACLR_U10	ACLR_U5
49.201045	34.646249

# Case Study- Step 6:

## Use Connected Signal Source for Early Verification Testing of RF Amplifier

Modify Template for 3G Specification


Evaluate System Against 3G Spec. ; Partition Requirements

Design Circuit ; Verify System Performance

Design Baseband ; Verify System Performance with RF

Begin Early Verification Testing with Connected Signal Source Solutions


### 3GPP W-CDMA Early Design Verification Test using Connected Signal Source Solutions



The output of the ESG contains the RF and fixed point design impairments. This allows the power amplifier prototype to be evaluated **before the entire system is built**




# Connected Solutions Test Setup




# Case Study- Step 7:

## Simulated and Measurement Results at Output of the Amplifier D.U.T.



W-CDMA ACLR Meas. - E4440A PSA -



W-CDMA EVM Meas. - E4440A PSA -

The simulated results agree well to measured, especially at the 5 MHz offsets:

<u>Offset</u>	<u>Simulated</u>	<u>Measured</u>
ACLR @ 5 MHz upper offset	35.9 dB	35.9 dB
ACLR @ 5 MHz lower offset	35.9 dB	35.7 dB
ACLR @ 10 MHz upper offset	44.4 dB	45.3 dB
ACLR @ 10 MHz lower offset	44.1 dB	45.1 dB
EVM	2.98%	3.2%





# Agenda

- **Some of Today's Design Challenges**
- **Overview of Agilent Technologies Advanced Design System (ADS) and ADS Connected Solutions**
- **Connected Signal Source Case Study**
- **Connected Signal Source and Signal Analysis Case Study**
- **Summary**



# Connected Solutions BER

## EVM

- Transmitter specification
- Fast and useful for troubleshooting Tx and Rx errors
- Use uncoded signals

## BER


- Receiver specification
- Long simulation times
- Challenging measurement
- Requires coded signals and receiver (RF & baseband)

## ADS + ESG + Signal Analyzer Connected Solutions

- May offer **early** BER testing of prototype designs
- Can use VSA signal recordings and **ADS-based receiver models**




### Conceptual Signal Flow for Connected Solution BER




# Coded BER vs. Physical Channel BER

## Coded BER Reference Data




## 40 ms Frames



## Physical Channel BER Ref. Data

## Physical Channel

## Test Setup for Connected Solutions BER




# Case Study: Step 1

## Preliminary Investigation

### Run ADS 3GPP W-CDMA Uplink Source and Sinks to Store Reference Data for BER Measurement

ADS 3GPP W-CDMA Uplink Source and Sinks to Store Reference Data for BER Measurement



**VARS**  
 SignalPower = dbmToV(0)  
 RF\_Freq = 1920 MHz  
 SampleRateStal = ChpRateStal / SampleRateChp  
 FrameRate = 31  
 NumStalBitsUsed = 157 \* frameRate  
 ESG\_Start = (ChpRateStal \* NumStalBitsUsed) / SampleRateChp  
 ESG\_Stop = ESG\_Start + NumStalBitsUsed / SampleRateStal  
 RF\_CableLoss = 1.29  
 ESG\_Power = SignalPower + RF\_CableLoss


**VARS**  
 SampleRateChp = 4  
 ChpRateStal = 2000  
 FrameRate = 1 / (20 \* 1000) \* SampleRateChp  
 FrameStop = FrameRate \* (2000 \* 15) \* SampleRateChp \* FrameRate  
 ChpRateStal = 10



**Simulation Variables and Set Up**

Download 80 frames of data

Download ADS Data to E4438C ESG Using Connected Signal Source



E4438C ESG Sig. Gen.



# Case Study: Step 2


## Preliminary Investigation

### Run ADS Connected Signal Analysis Simulation to Perform Connected Solutions Coded BER

89640 VSA


Set Event Triggering on ESG & VSA  
Record Waveform  
Read Recording into ADS

Read Measured Data from VSA Using Connected Signal Analysis




Attenuate Signal to Approx. -121 dBm in Simulation

Read ADS 3GPP W-CDMA Source Reference Data Previously Stored



Read Reference Data and Measured Data to Measure BER Using ADS 3GPP W-CDMA Receiver



Simulation Variables and Set Up




# Case Study: Step 3

## Preliminary Investigation

### View Connected Solutions Waveform and Demodulated Bits (Preliminary Findings)


Waveform Magnitudes



**Original ADS  
Waveform and  
Measured Waveform  
Compare Well**

**Blue Trace= Simulated Signal  
Red Trace= Measured Signal**

Demodulated Bits





**Original ADS Bits and  
Bits from Demodulating  
Measured Signal in ADS  
Compare Well**






### View Connected Solutions Bit Error Rate Results (Preliminary Findings)

Preliminary BER Results for Physical Channel and DTCH (% BER)



### Run Simulation-Only BER Simulation for Comparison




# Case Study: Step 6

## Preliminary Investigation

### Compare Connected Solutions BER Results to Simulation-Only BER Results (Preliminary Findings)


Preliminary Comparison of Physical Channel (Uncoded) BER Results



**Blue Trace=**  
Simulation-Only Results

**Red Trace=**  
Preliminary Connected  
Solutions Results  
Using Real HW Source

Preliminary Comparison of Coded BER Results



**Connected Solutions and Simulation  
Coded BER are Both 0 %**



# Agenda

- **Some of Today's Design Challenges**
- **Overview of Agilent Technologies Advanced Design System (ADS) and ADS Connected Solutions**
- **Connected Signal Source Case Study**
- **Connected Signal Source and Signal Analysis Case Study**
- **Summary**



# Summary

- **ADS can help verify system, RF, and baseband designs together in one simulation design environment**
- **Agilent ADS Connected Solutions can help in transitioning between design and test for verification throughout the design cycle**
- **ADS Connected Signal Source and Signal Analysis can help minimize risk throughout the design cycle and reduce development time**

